



# Using High-Level C++ for HEP Data Processing on Accelerators

Attila Krasznahorkay



#### Outline



#### • Data processing software at the LHC

- And why it needs to worry about accelerators
- An overview of current accelerators, and their programming languages
  - With some information on how we are using / planning to use these features
  - Putting some emphasis on memory management techniques with modern C++
- An insight in the kind of software R&D happening in HEP and in ATLAS at the moment

#### The Large Hadron Collider



#### The Large Hadron Collider



## The Large Hadron Collider



### ATLAS And Its Offline Software

- <u>ATLAS</u> is one of the general-purpose experiments at the <u>Large Hadron</u> <u>Collider</u>
  - Built/operated by the largest collaboration for any physics experiment ever
- The software (<u>atlas/athena</u>, <u>atlassoftwaredocs</u>) written for processing its data is equally large
  - ~4 million lines of C++ and ~2 million lines of Python



ment's main offline software reposito

Add CHANGELOG

Merge branch 'master-tile-mbts-mon-use-trig-run3' into 'master'

Add CONTRIBUTING B Set up CI/CI

athena / + >

Last commit .devcontaine vscode devcontainer: move motd display to bashrc intead of entr. vscod add vscode setting for gitlab extensio AsoExternal/Aso Tes Update ASG test input fix for forward beampipe tax E AtlasTes 44m 25m -**Tile calorimeters** LAr hadronic end-cap and forward calorimeters Pixel detecto Toroid magnet LAr electromagnetic calorimeters Transition radiation tracke Solenoid maanet Muon chambers Semiconductor tracks



d4131af4 🛱

Last update

1 month ago

4 months ago

8 months ago

1 month ago

4 days ago 3 weeks ago

1 week ago

9 months ago

6 days ago 4 days ago

History Find file Web IDE

#### Data Reconstruction in ATLAS





#### Data Reconstruction in ATLAS





#### Data Reconstruction in ATLAS





# Why Accelerators?

## (High Performance) Computing in 2021



- Computing has been getting more and more complicated in the last decades
  - A modern CPU has a very complicated design, Ο mainly to make sure that (our!) imperfect programs would execute fast on it
- Complexity shows up both "inside of single computers", but also in the structure of computing clusters
  - A modern computing cluster has different Ο nodes connected to each other in a non-trivial network
- All the added complexity is there to achieve the highest possible theoretical throughput "for certain calculations" on these machines





Intel® Skvlake™

## (High Performance) Computing in 2021





- Supercomputers **all** use accelerators
- Which come in many shapes and sizes
  - NVidia GPUs are the most readily available in Ο general, used/will be in Summit, Perlmutter, LEONARDO and MeluXina
  - AMD GPUs are not used too widely in Ο comparison, but will be in Frontier, El Capitan and LUMI
  - Intel GPUs are used even less at the moment,  $\cap$ but will get center stage in Aurora
  - FPGAs are getting more and more attention, Ο and if anything, they are even more tricky to write (good) code for
- Beside HPCs, commercial cloud providers also offer an increasingly heterogeneous infrastructure 12

### Why HEP/ATLAS Cares About Accelerators





- As described in
  - <u>CERN-LHCC-2020-015</u>, being able to process the data collected in <u>LHC</u> <u>Run 4</u> (and beyond) in <u>ATLAS</u>

requires major software developments

- In order to fit into our "CPU budget", we need to consider new approaches in our data processing
- One of these areas is to look at non-CPU resources

### **HEP Software**



- Most (but not absolutely all) HEP software is written in C++ these days
  - We even agreed on a single platform (<u>Threading Building Blocks</u>) for our multithreading
- LHC experiments, mostly driven by their (our...) memory hungry applications, are all migrating to multithreaded workflows by now
  - ATLAS will use a multithreaded framework for triggering and reconstructing its data during LHC Run-3
  - However smaller HEP/NP experiments are still happily using multiprocessing to parallelise their data processing
- It is in this context that we are looking towards upgrading our software to use non-x86 computing as well

## What Accelerators?

### GPGPUs



- General Purpose GPUs (GPGPUs) are the "most common" accelerators
- They can achieve very high theoretical FLOPs because they have a lot of units for performing floating point calculations
- But unlike CPUs, these cores are not independent of each other
  - Control units exist for large groups of computing cores, forcing the cores to all do the same thing at any given time
  - Memory caching is implemented in a much simpler way for these computing cores than for CPUs
- Coming even close to the theoretical limits of accelerators is only possible with purpose designed algorithms



#### FPGAs / ASICs





vectors and fill two with random values. vec\_a(kSize), vec\_b(kSize), vec\_r(kSize); i < kSize; i++) {

vec\_b[i] = rand();

// Select either:

the FPGA emulator device (CPU emulation of the FPGA)

the FPGA device (a real FPGA)

#if defined(FPGA\_EMULATOR)

ext::intel::fpga\_emulator\_selector device\_selector; #else

ext::intel::fpga\_selector device\_selector; #endif

#### try {

// Create a gueue bound to the chosen device. // If the device is unavailable, a SYCL runtime exception is thrown. queue q(device\_selector, dpc\_common::exception\_handler);

// Print out the device information.

std::cout << "Running on device: "

<< q.get\_device().get\_info<info::device::name>() << "\n"

- Will become important as well, but at the moment are a bit less important with "generic algorithms"
  - They are normally suited better for 0 well-defined/understood data processing steps. For instance decoding data coming from the detector. 😉
- The software projects to know about with these are Intel's oneAPI and various High Level Synthesis (HLS) implementations

#### The Future of CPUs/GPUs (?)





#### Skylake + FPGA on Purley



- Power for FPGA is drawn from socket & requires modified Purley platform specs
- Platform Modifications include Stackup, Clock, Power Delivery, Debug, Power up/down sequence, Misc IO pins (see BOM cost section)

Cores	Up to 28C with Intel® HT Technology	
FPGA	Altera® Arria 10 GX 1150	
Socket TDP	Shared socket TDP Up to 165W SKL & Up to 90W FPGA	
Socket	.50	ocket P
Scalability	Up to 25 - with SKL	-SP or SKL + FPGA SKUs
PCH	Lewisburg: DMI3 – 4 lanes; 14xUSB2 ports Up to: 10xUSB3; 14xSATA3; 20xPCIe*3 New: Innovation Engine, 4x10GbE ports, Intel® QuickAssist Technology	
	For CPU	For FPGA
Memory	6 channels DDR4 RDIMM, LRDIMM,	Low latency access to system memory via UPL&
	2666 1DPC, 2133, 2400 2DPC	PCIe Interconnect
Intel <sup>®</sup> UPI	2 channels (10.4, 9.6 GT/s)	1 channel (9.6 GT/s)
PCIe*	PCIe* 3.0 (8.0, 5.0, 2.5 GT/s)	PCIe* 3.0 (8.0, 5.0, 2.5 GT/s)
	32 lanes per CPU Bifurcation support x16, x8, x4	16 lanes per FPGA Bifurcation support: x8
High Speed Serial Interface (Different board design based on HSSI config)		2xPCie 3.0 x8
	N/A	Direct Ethernet (4x10 GbE, 2x40 GbE, 10x10 GbE, 2x25 GbE)

#### • Is quite uncertain...

- These days even the future of x86 seems to be in some jeopardy <sup>(2)</sup>
- Heterogeneous seems to be the key
  - Some CPUs already have different cores, meant for different tasks
  - CPU+GPU combinations will likely become more and more popular in HPCs
    - Making it possible to manage the memory of applications more easily
  - GPUs are not even the only game in town
    - "FPGA inserts" may become a part of future high-performance CPUs/GPUs...

# (Current) Programming Languages





- Just as with "CPU languages", there is no single language for writing accelerator code with
  - But while HEP settled on C++ for CPUs, at this point the whole community just can't settle on a single language for accelerators yet
- However most of these languages are at least C/C++ based
  - But unfortunately each of them have (slightly) different capabilities



- Multiple projects exist / are actively developed for hiding this complexity from the programmers (Kokkos, Alpaka, Thrust, Parallel STL, etc.)
- Eventually the goal is to make heterogeneous programming part of the ISO C++ standard
  - I will try to show the most interesting/important fronts on which this is happening

#### C++ / Host Code



- One of the first idea from everybody who starts working on this type of code is to make it possible to run the exact same code on accelerators and on the host
  - And for a good number of calculations this can be a good idea, especially for making certain parts of debugging a little easier
- However many algorithms in HEP do not factorise well like this
  - Any "combinatorial" code usually has to be implemented with a different logic for CPUs (where you want to minimise FLOPs with conditionals) and GPUs (where you want to minimise conditionals, while not caring about FLOPs all that much)
  - Because of this, even when using <u>oneAPI/SYCL</u>, we still implement separate algorithms for CPUs and GPUs for most things

#### Latest Language/Hardware News

- All accelerator languages are undergoing rapid development!
  - NVIDIA held <u>its own conference</u> this week, showing the latest developments with "all things GPU"
  - <u>SC21</u> is happening next week, with amongst others, Intel holding a <u>satellite</u> <u>event</u> this Sunday
- AMD <u>announced</u> its latest server products at the beginning of this week as well





#### oneAPI Developer Summit at SC

Join us for hands-on tutorials, tech talks, and panels spanning the oneAPI programming model, AI analytics, performance analysis tools and libraries with global Industry experts from Berkeley, Argonne, NASA, Codeplay, University of Lisbon, University of Edinburg and more. Get the latest information on Intel® oneAPI Toolkits since their initial production release in late 2020.





### AI / ML Usage on GPUs in ATLAS

atlasexterna	als / External / onnxrur	time History Find fi	e 🛃 👻 Clone 🗸		
Updated onnxruntime to be Attila Krasznahorkay authore	e able to build against LC red 1 month ago	G_101cuda, with CUDA support turned on.	f07ff00d 🔓		
Name	Last commit		Last update		
	Changed the include path	- convertion used by Findemann etime enable	1		
patches	ramping up onnxruntime	1.1.1 to onnxruntime 1.5.1	1 year ago		
CMakeLists.txt	Updated onnxruntime to	be able to build against LCG_101cuda, with C	1 week ago		
** README.md	Added a README file for	ONNX Runtime.	1 year ago		
README.md					
ONNX Runti	ATLAS Machine Lean	ning Forum	Q Search		₩ GitLab
ONNX Runtil	ATLAS Machine Learn	ning Forum ATLAS Machine Learning	م search Information and		GitLab
ONNX Runti Control Con	ATLAS Machine Learn lachine Learning Forum lotes, and Plots ×	ATLAS Machine Learning Resources	<b>Q</b> search		GitLab
CONNX Runti Control Co	ATLAS Machine Learn lachine Learning Forum lotes, and Plots ~ Collaborations	ATLAS Machine Learning Resources	Q search		GitLab Cable of contents Introduction General Information Roles Mailing Lists and Communication
This package builds the Note that the build ma ATLAS Mi should not cause an iss Home fact that internally it us papers, Ni External C	ATLAS Machine Learn lachine Learning Forum lotes, and Plots ~ Collaborations	ATLAS Machine Learning Resources Introduction	Q search	fmashing	GitLab Cable of contents Introduction General Information Roles Mailing Lists and Communication Meetings
This package builds the Note that the build ma ATLAS M should not cause an its. Home fact that internally it us papers, N External C	ATLAS Machine Learn lachine Learning Forum lotes, and Plots ~ Collaborations	ATLAS Machine Learning Resources Introduction This repo is meant to collect information (direc learning relevant to ATLAS. The full ATLAS Mac	Q Search Information and ity or pointing to) on all aspects of hine Learning Forum mandate is a	f machine available as a	GitLab Cable of contents Introduction General Information Roles Mailing Lists and Communication Meetings Software Resources as Software Resources as
ONNX Runti Control Con	ATLAS Machine Learn	ATLAS Machine Learning Resources Introduction This repo is meant to collect information (direc learning relevant to ATLAS. The full ATLAS Mac PDF.	Q Search Information and dy or pointing to) on all aspects of hine Learning Forum mandate is a	f machine available as a	Citable of contents Introduction General Information Roles Mailing Lists and Communication Meetings Software Resources a Pedagogical Informati Training Setup Dataset Productio
ONNX Runti Control Con	ATLAS Machine Lear lachine Learning Forum lotes, and Plots ~ Collaborations	ATLAS Machine Learning Resources Introduction This repo is meant to collect information (direct learning relevant to ATLAS. The full ATLAS Mac PDF. Please do not hesitate to open Merge Requests	Q Search Information and dy or pointing to) on all aspects o hine Learning Forum mandate is a to fill in/update information your as a leader used the courson your	f machine available as a self. It is actively	Gittab     Gittab     General Information     Moles     Maling Lists and     Communication     Meetings     Software Resources a     Valengogical Informati     Training Setup     Daset Production     Training
ONNX Runti Control Con	ATLAS Machine Lear lachine Learning Forum lotes, and Plots ~ 2ollaborations	ATLAS Machine Learning Resources Introduction This repois meant to collect information (direc learning relevant to ATLAS. The full ATLAS Mac PDF. Please do not hesitate to open Merge Requests encouraged! Read how in CONTRUETING. and. If y what to do, then feel free to head to the feasure.	Q Search Information and dy or pointing to) on all aspects of hine Learning Forum mandate is a to fill in/update information your: ou've already read the CONTREDT ou've already read the CONTREDT	f machine available as a self. It is actively IX0.md and know sion!	Citable of contents Introduction General Information Roles Maing Lists and Communication Meetings Software Resources a Pedagogical Informat Training Setup Dataset Productio Training Legacy Support
ONNX Runti Control Con	ATLAS Machine Lear lachine Learning Forum lotes, and Plots ~ Collaborations	ATLAS Machine Learning Resources Introduction This repo is meant to collect information (direct learning relevant to ATLAS. The full ATLAS Mac PDF. Please do not hesitate to open Merge Requests encouraged! Read how in CONTRIBUTINGd. If y what to do, then feel free to head to the Issues.	Q Search Information and dy or pointing to) on all aspects o hine Learning Forum mandate is a to fill in/update information your ou've already read the CONTRIBUT and open one up to start a discuss	f machine available as a self, it is actively ING.md and know sion!	Gittab     Gittab     Contents     Introduction     General Information     Roles     Maling     Mathing     Software Resources     Analysis     Training Setup     Daster Production     Training     Legacy Support     Porting to     Analysis/Reconstit
ONNX Runti Control Con	ATLAS Machine Lear lachine Learning Forum lotes, and Plots ~ Collaborations	ATLAS Machine Learning Resources Introduction This repo is meant to collect information (direc learning relevant to ATLAS. The full ATLAS Mac PDF. Please do not hesitate to open Merge Requests encouraged Read how in CONTREDUTING and. If y what to do, then feel free to head to the Issues. General Information	Q Search Information and ity or pointing to) on all aspects o hine Learning Forum mandate is a to fill in/update information your: ou've aiready read the CONTRIBUT and open one up to start a discuss	f machine available as a self. It is actively INS.md and know sion!	Communication Communication Communication Communication Meetings Software Resources a Mease Production Training Setup Dataset Production Training Less and Legacy Support Porting to Analysis/Reconst GPU and Notebook A
ONNX Runti Control Con	ATLAS Machine Lear lachine Learning Forum lotes, and Plots ~ Collaborations	ATLAS Machine Learning Resources Introduction This repo is meant to collect information (direc learning relevant to ATLAS. The full ATLAS Mac PDF. Please do not hesitate to open Merge Requests encouraged! Read how in CONTREMITING and. If y what to do, then feel free to head to the Issues : General Information Balac	Q Search Information and dy or pointing to) on all aspects of hine Learning Forum mandate is a to fill in/update information yours ou've already read the CONTRIBUT and open one up to start a discuss	f machine available as a self. It is actively INS.md and know sion!	Gittab     Gittab     Contents     Introduction     General Information     Roles     Mailing Lists and     Communication     Meetings     Software Resources a     Pedagogical Informat     Training Setup     Dataset Productio     Training     Legacy Support     Porting to     Analysis/Reconst     GPU and Notebook Ac     JupyrterHub at CERM
ONNX Runti	ATLAS Machine Lear lachine Learning Forum lotes, and Plots ~ Collaborations	ATLAS Machine Learning Resources Introduction This repo is meant to collect information (direct learning relevant to ATLAS. The full ATLAS Mac PDF. Please do not hesitate to open Merge Requests encouraged Read how in CONTRIBUTION. ed. If what to do, then feel free to head to the Issues. General Information Roles	Q Search Information and dy or pointing to) on all aspects of hine Learning Forum mandate is a to fill in/update information your: ou've already read the CONTERIO and open one up to start a discuss	f machine available as a self. It is actively INS.nd and know sion!	Gittab     Gittab     Table of contents     Introduction     General Information     Roles     Maling Lists and     Communication     Meetings     Software Resources as     Pedagogical Informat     Training     Legacy Support     Dataset Productic     Training     Cegacy Support     Ording to     Analysis/Recompt     Otherbook A     Jupyter Hub at CER     Other Jupyter Serve     Oth
ONNX Runti	ATLAS Machine Lear lachine Learning Forum lotes, and Plots ~ Collaborations	ATLAS Machine Learning Resources Introduction This repois meant to collect information (direct learning relevant to ATLAS. The full ATLAS Mac PDF. Please do not hesitate to open Merge Requests encouraged! Read how in CONTRIBUTINGd. If what to do, then feel free to head to the Issues: General Information Roles - Conveners: Daniel Whiteson and Johnny Re	earch     Information and     dy or pointing to) on all aspects of hine Learning Forum mandate is a     to fill in/update information yours ou've already read the CONTREADY and open one up to start a discuss	f machine available as a self. It is actively INS. md and know sion!	Cittab     Contents     Introduction     General Information     Roles     Maing Lists and     Communication     Meetings     Software Resources :     Predagogical Informa     Training     Legacy Support     Porting to     Laser Production     Training     Legacy Support     Porting to     Analysis/Recomp     GPU and Notebook A     JupyterHaub at CER     Other Jupyter Serve     GPU Queues     Citing Software

Documentation Coordinator: Matthew Feickert

- ML usage has a long history in HEP data processing/analysis
  - Neural networks were first used for event/object 0 classification in the '70s
- In the early 2010s we were still writing ML algorithms ourselves (see TMVA)
  - With this area blowing up in the last decade, we now 0 use "industry tools" (TensorFlow, ONNX Runtime, etc.) almost exclusively
- All of them are used for "classical" operations at the moment
  - Categorising events/objects 0
  - Calibrating the properties of objects 0
- Using them for more could be very interesting, it is however very hard to do that...

# Memory Management (in C++)

### **Memory Management**



- Modern CPUs have a very complicated memory management system
  - Which we can in most cases avoid knowing about
- GPUs have a complicated system of their own
  - However this we can not avoid knowing more about to use GPUs efficiently
  - Most importantly, caching is much less automated than on modern CPUs
- In some cases however you can get away with not knowing everything
  - For a performance penalty...





### Memory (De-)Allocation



```
const std::vector< float >& input = ...;
```

```
linearTransform<<< 1, input.size() >>>( a, b, ... );
CUDA_CHECK( cudaGetLastError() );
CUDA_CHECK( cudaDeviceSynchornize() );
```

```
std::vector< float > output;
output.reserve( input.size() );
for( std::size_t i = 0; i < input.size(); ++i ) {
    output.push_back( b[ i ] );
}
```

```
CUDA_CHECK( cudaFree( a ) );
CUDA_CHECK( cudaFree( b ) );
```

- CUDA started by providing C-style memory allocation/deallocation functions
  - Eventually every other language followed this design as well
- Allows for a precise management of the memory resources
- But it is in stark contrast with modern C++ design guidelines
  - Modern C++ code should not even have <u>new/delete</u> statements in it, let alone <u>malloc(...)/free(...)</u>

### C++17 Dynamic Memory Management



- STL-friendly "adapter code" has been developed for a long time for this, using custom "container allocators"
- One important development came from NVidia, with <u>Thrust</u>
  - This was generalised to be part of <u>C++17</u> as the "memory resource infrastructure"
- Which is something that we have been very actively using in the <u>VecMem project</u>

#### Memory resources

Memory resources implement memory allocation strategies that can be used by std::pmr::polymorphic\_allocator

Defined in header <memory\_resource>

Defined in numespace sea pin	
<pre>memory_resource(C++17)</pre>	an abstract interface for classes that encapsulate memory resources (class)
<pre>new_delete_resource(C++17)</pre>	returns a static program-wide std::pmr::memory resource that uses the global operator new and operator delete to allocate and deallocate memory (function)
<pre>null_memory_resource(C++17)</pre>	returns a static std::pmr::memory_resource that performs no allocation $(\ensuremath{function})$
<pre>get_default_resource(C++17)</pre>	<pre>gets the default std::pmr::memory_resource (function)</pre>
<pre>set_default_resource(C++17)</pre>	<pre>sets the default std::pmr::memory_resource (function)</pre>
<pre>pool_options (C++17)</pre>	a set of constructor options for pool resources (class)
<pre>synchronized_pool_resource(C++17)</pre>	a thread-safe std::pmr::memory_resource for managing allocations in pools of different block sizes (class)
unsynchronized_pool_resource(C++17)	a thread-unsafe std::pmr::memory_resource for managing allocations in pools of different block sizes (class) $\ensuremath{class}$
<pre>monotonic_buffer_resource(C++17)</pre>	a special-purpose std::pmr::memory_resource that releases the allocated memory only when the resource is destroyed (class)

#### VecMem

CERN	

acts	-project / vecmem Public		OUnwatch ▼ 7 ★ Unstar 5 ♀ Fork 6
<> Co	de 💿 Issues 3 🖺 Pull re	quests 4 🖓 Discussions 💿 Actions	// Helper object for performing memory copies. vecmem::sycl::copy copy(&m_queue);
	in 👻 🤔 3 branches 🔉 3 tags		<pre>// Create the output data on the device. vecmem::sycl::device_memory_resource device_resource(&amp;m_queue);</pre>
🛞 к	rasznaa Merge pull request #102 from	acts-project/WindowsDPCPP-main-202 🚥 🗸	<pre>vecmem::data::jagged_vector_buffer<int> output_data_device(     {0, 0, 0, 0, 0}, {10, 10, 10, 10, 10, 10}, device_resource, &amp;m_mem);</int></pre>
<b>i</b> .	evcontainer		copy.setup(output_data_device);
<b>b</b> .e	ithub		// Create the view/data objects of the jagged vector outside of the
<b>•</b> - 8	scode		// submission.
<b>C</b>	nake		auto input_uata - vecmemget_uata(m_vec),
•			// Run the filtering.
<b>c</b>	ıda		<pre>m_queue.submit([&amp;input_data, &amp;output_data_device](cl::sycl::handler&amp; h) {     h.parallel for<class filterkernel="">(</class></pre>
h h	p		cl::sycl::range<2>(input_data.m_size, 5),
s:			<pre>[input = vecmem::get_data(input_data),</pre>
🖿 te			output = vecmem::get_data(output_data_device)](cl::sycl::item<2> id) {
	lang-format		// Skip invalid indices.
	itattributes		<pre>if (id[0] &gt;= input.m_size) {     return:</pre>
	itignore		}
	MakeLists.txt		<pre>if (id[1] &gt;= input.m_ptr[id[0]].size()) {</pre>
	CENSE		return; }
D R	EADME.md		
			<pre>// Set up the vector objects. const vecmem::jagged_device_vector<const int=""> inputvec(input); vecmem::jagged_device_vector<int> outputvec(output); // Keep just the odd elements.</int></const></pre>

	// Skip invalid indices.
	<pre>if (id[0] &gt;= input.m_size) {</pre>
	<pre>if (id[1] &gt;= input.m_ptr[id[0]].size()) {</pre>
	<pre>const vecmem::jagged_device_vector<const int=""> inputvec(input)</const></pre>
	vecmem::jagged_device_vector< <mark>int&gt; outputvec(output);</mark>
	<pre>const int value = inputvec[id[0]][id[1]];</pre>
	if ((value % 2) != 0) {
	outputvec.at(id[0]).push_back(value);
py the	filtered output back into the host's memory.
m::jagg	ed_vector <int> output(&amp;m_mem);</int>
output_	data_device, output);
ock the	output Note that the order of elements in the "inner vector
	ved And for the single-element and empty vectors T just deci
use th	e same formalism simply for symmetry
T EO(OU	tput.size().

static\_cast<vecmem::jagged\_vector<int>::size\_type>(6));

- As part of a larger effort in the <u>Acts</u> <u>community</u>, we are developing a library that could help with using containers of "simple" data in heterogeneous code
  - It provides a set of classes for use in host and device code, for simplifying common container access patterns
- Dedicated presentations about this project will be shown at:
  - <u>https://indico.cern.ch/event/855454/contrib</u> <u>utions/4605054/</u>
  - <u>https://indico.cern.ch/event/975017/</u>

### **Atomic Memory Operations**



#### • Many multi-threaded / GPU algorithms make use of atomic variables/operations

- GPU hardware allows for atomic updates to any variable in "global memory". Which is unfortunately not possible to express with the current C++ <u>std::atomic</u> interface.
- Projects like <u>VecMem</u>, and (very importantly!) <u>Kokkos</u>, had to work around this using their own atomic types.
- One important new feature in C++20 is <u>std::atomic\_ref</u>, pushed into the standard by the Kokkos developers
  - It provides an interface that is finally appropriate for "device code" as well
  - Future versions of CUDA/HIP/SYCL shall be able to understand this type in "device code", making code sharing between different platforms even easier

# **Offloaded Code Execution**

## Formalism



- CUDA, HIP and SYCL each have their own formalism for executing a "function" on many parallel threads
  - They all need to allow a detailed specification of how to launch the function on the hardware
- Since the concept is quite the same in all cases, a number of projects were written to create uniform interfaces on top of them
  - But while this can be very useful in some situations, having to launch a GPU kernel in slightly different ways in the different languages is rarely the difficult part in porting some code...





### C++17 Parallel STL Algorithms

.

42);



#### Simple examples

Here are a few simple examples to get a feel f	or how the C++ Parallel Algorithms work.
From the early days of C++, sorting items store such as the following:	2d in an appropriate container has been relatively easy using a single call
<pre>std::sort(employees.begin(), employees.e</pre>	nd(),
Assuming that the comparison class Compare functions, then parallelizing this sort is simple execution policy to the function call:	<pre>ByLastName is thread-safe, which is true for most comparison with C++ Parallel Algorithms. Include <execution> and add an</execution></pre>
<pre>std::sort(std::execution::par,</pre>	end(),
Calculating the sum of all the elements in a cc C++17, transforming the data in some way whi average age of your employees, you might wri	Intainer is also simple with the std::accumulate algorithm. Prior to le taking the sum was somewhat awkward. For example, to compute the te the following code example:
<pre>int ave_age =     std::accumulate(employees.begin(), e     [](int sum, const Em         return sum + emp     })     / employees.size();</pre>	mployees.end(), 0, ployees.end){ .age();
The std::transform_reduce algorithm in in cleaner code by separating the reduction op this case emp.age:	troduced in C++17 makes it simple to parallelize this code. It also results eration, in this case <b>std</b> : :plus, from the transformation operation, in
<pre>int ave_age =     std::transform_reduce(std::execution     employees.beg1     0, std::plusc1     [](const Emplo     refurn emp     ) }</pre>	::par_unseq, n(), employees.end(), nt=(), gee6.emp){ .age();
<pre>/ employees.size();</pre>	Use the C++ Standard Execution Policie
	<pre>#include <oneapi dpl="" execution=""> #include <oneapi algorithm="" dpl=""> #include <vector> int main()</vector></oneapi></oneapi></pre>
	<pre>std::vector<int> data( 1000 ); std::fill(oneap1::dpl::execution::par_unseq, data.begin(), data.er return 0;</int></pre>

- Purely numerical calculations can be expressed without writing any accelerator code directly
  - If your calculation can be expressed purely through STL algorithms, it is likely that it can be executed on an accelerator as well

#### It very much relies on compiler support

- Even more, while the <u>NVidia HPC SDK</u> allows you to run "more-or-less-standard" C++17 code on your GPU, <u>Intel oneAPI</u> requires you to use some Intel specific includes…
- Still, it is one of the most platform independent ways of writing accelerated code at the moment

## C++23(?) Executors



- <u>P0443R14</u> proposes a unified interface for launching tasks on "some backend"
  - With a formalism a little reminiscent of SYCL
- The goal is of course to introduce a formalism that could describe CPU and accelerator multi-threading using a single interface
  - Allowing hardware makers to process code (with their own compilers, at least initially) that could look practically the same for all types of accelerators

### **Code Sharing**



Until the "device code launch"
 formalism is standardized, we can still
 organise our code in clever ways

- As much code as possible should be delegated into "standard" functions, which kernels can call on to perform some task/calculation
- This mainly requires a unified handling of memory in my opinion, which can already be done in clever ways
- We are currently experimenting with exactly how far we can take this, in <u>acts-project/traccc</u>

```
DEVICE FUNCTION
float calculateSomething( const vecmem::device_vector<const float>& vec,
                          std::size t index );
___global
void cudaKernel( vecmem::vector view<const float> vec view, ... ) {
  const std::size t i = blockIdx.x * blockDim.x + threadIdx.x;
   vecmem::device vector<const float> vec( vec view );
  float foo = calculateSomething( vec, i );
global
void hipKernel( vecmem::vector view<const float> vec view, ... ) {
  const std::size_t i = hipBlockIdx_x * hipBlockDim_x + hipThreadIdx_x;
  vecmem::device vector<const float> vec( vec view );
  float foo = calculateSomething( vec, i );
class SyclKernel {
public:
  SyclKernel( vecmem vector view<const float> vec view )
      : m_vec_view( vec_view ), ... {}
  void operator()( sycl::id<1> id ) {
     vecmem::device vector<const float> vec( m vec view );
     float foo = calculateSomething( vec, id );
private:
  vecmem::vector_view<const float> m_vec_view;
};
```

# **Developments in ATLAS**

### Heterogeneous Computing and Accelerators Forum



Mandate for the Heterogeneous Computing and Accelerators Forum (Updated on 14.1.2021)

#### Mandate:

The future of computing hardware is uncertain, but one global trend is towards heterogeneous resources and more specifically towards "accelerators": specialized (non-CPU) hardware that enhances performance for certain computations. One of the most obvious examples is the Graphics Processing Unit (GPU), which is adept at highly parallel, low-accuracy computations. Other popular examples include FPGAs and TPUs.

Within ATLAS, discussion and overall planning of work on heterogeneous resources should be within the Heterogeneous Computing and Accelerators Forum (HCAF) which includes efforts from both offline software and TDAQ. The conveners of the forum should maintain a list of high-level milestones towards the adoption of the technologies targeted by development within ATLAS.

The forum should meet at least once a month.

#### Reporting and Liaisons:

The HCAF conveners report to the ATLAS Computing Coordinator and the TDAQ Project, TDAQ Upgrade Project, and Upgrade Project Leaders. They may appoint liaisons or contacts as needed. They should ensure ATLAS is represented in collaborative forums focused on accelerators, like the HSF accelerators forum.

#### Term of Office:

The HCAF conveners are appointed by the ATLAS Computing Coordinator and TDAQ Upgrade Project Leader with a renewable one year term normally starting October 1st. At least two conveners are appointed. Between them, responsibilities are split; however, knowledge should be shared such that they can represent each other in case one is unavailable.

- To organise/oversee the developments in this area, the Heterogeneous Computing and Accelerators Forum (HCAF) was formed in 2021
  - Built on top of the previous separate groups overseeing the offline and TDAQ efforts in this area
- It is in this group that we try to organise all of these types of developments in ATLAS...
- HEP on a wider scale is discussing about large scale projects in the HEP Software Foundation
  - <u>https://hepsoftwarefoundation.org</u>

#### **Current Studies/Developments**

- R&D is happening in many areas of the ATLAS offline software
  - (Charged) track reconstruction
  - Calorimetry
  - Core Software
- Probably the most "public" development at the moment is happening in <u>acts-project/traccc</u>
  - Where we intend to demonstrate a "realistic setup" for performing charged track reconstruction on accelerators

acts-project / traccc Public			
<> Code () Issues (10)	Pull requests 🕜 🖓 Discussions 💿 Actions 🛄 Projects	🖽 Wiki 🕕 Security 🗠 Insights	
tr main → tr 4 branches So	tags Go to file A	dd file <b>- Code - About</b> Demonstrator tracking chain on	
stephenswat Merge pull request	#99 from stephenswat/bug/fix_compiler_w 🗸 46d833e 36 minutes	ago (311 commits accelerators	
.githooks	Add some documentation about git hooks		
🖿 .github			
🖿 cmake			
🖿 core		17 days ago Releases	
🖿 data @ b4ab4f2			
device/cuda	Fix several outstanding compiler warnings		
doc/images		9 months ago	
examples	Merge branch 'main' into bug/fix_compiler_warnings	No packages published	
extern		3 days ago	
extras		4 months ago	
io io		17 days ago 🛛 🦃 📢 🌑 🐨 🌒 🕄 🤤	2
Dugins	Updated the code to be compatible with the latest version of Algebra .		
tests	Refactor our test building infrastructure	6 days ago Languages	
🗅 .clang-format	clang-format sync with vecmem	4 months ago	
🗅 .gitignore		10 months ago • CMake 5.7% • Python 1.8%	
gitmodules	Re-wrote how externals would be set up for the project.	6 days ago	

## Summary



- After a calm period of homogeneous x86 computing, HEP will once again have to use a wide variety of heterogeneous hardware for a while
  - I believe there is a periodicity to this. Current accelerator technologies will inevitably become more homogeneous after a while.
- C++ will stay the "main" programming language of HEP for a long time to come
  - If things are done correctly, it shall event allow us to efficiently program all the emerging hardware variants by itself
- C++2X (C++3X?) will not have all the capabilities that the LHC experiments require by the start of HL-LHC
  - We need to make sure in the next few years that we choose a programming method that will be as close to the eventual C++ standard as possible
- There is a lot of work to be done! If you're interested, ATLAS is certainly welcoming enthusiastic software developers!



http://home.cern

### Previous Studies (1)



#### 2012: ID Trigger prototype (<u>ATL-DAQ-PROC-2012-006</u>)

- **Complete Level2 ID Trigger** on GPU (ByteStream to tracks)
- GPU (Tesla C2050) gave x12 speedup\* c.f. 1 CPU core

#### 2015: Trigger GPU Demonstrator (<u>ATL-COM-DAQ-2019-059</u>)

- Athena integration using client-server technology (APE)
- Calo topo-clustering & cluster splitting: x3.6 speedup\* on Kepler K80 GPU
- Pix & SCT clustering + ID seed-maker: x28 speed-up\* on Pascal GTX1080 GPU
- Overall **trigger server throughput x1.4** throughput with GPU c.f. Cpu-only
- 2019: GPU ID pattern-matching prototype (<u>ATL-COM-DAQ-2019-173</u>)
  - FTK-like pattern matching on GPU





### Previous Studies (2)





- 2020: GPU trigger algorithm integration in AthenaMT
  - AthenaMT integration using acceleration service
  - ID seed-maker algorithm implemented on GPU
  - Calorimeter reconstruction under development

Acts

- Seed finding implemented using both CUDA and SYCL
  - https://github.com/acts-project/acts/tree/master/Plugins/Cuda
  - https://github.com/acts-project/acts/tree/master/Plugins/Sycl
- Kalman filter demonstrator
- FCS: Parametrized Calorimeter Simulation
  - First developed in CUDA, but then used as a software portability testbed
  - <u>ATL-COM-SOFT-2020-069</u>
  - oneMKL cuRAND Support Development (<u>GitHub Code</u>)
- Studies with GNNs for tracking (presentation)