

## **E** · L · T · E **Boson sampling simulation** TTK **enhanced by FPGA based data-flow engines UIGTET**



Peter Rakyta Department of Physics of Complex Systems

# Optical Quantum Computing Quantum Information National Laboratory

# **optical interferometers** on chip



N optical modes occupied by 0,1,2, ... N photons (instead of qubits)

• single photon sources or Gaussian sates

generated from coherent laser beams





Quantum advantage showed on Boson Sampling from a Gaussian state

UNIVERSITY



University of Science and Technology of China Chinese Academy of Sciences, Tsinghua University, China

Quantum Information National Laboratory HUNGARY Programable optical integrated circuits

#### Spin-off University of Twente



THE FASTEST WAY TO A OUANTUM FUTURE



### Netherlands

conencted to single photon sources and PNR detectors

12 photonic modes





Quantum Information

Quantum information National Laboratory HUNGARY

creates squeezed state from classical laser input - this is the qubit

24 photonic modes

#### **Strawberry Fields:**

quantum computer simulator

#### **PennyLane:**

first library for quantum machine learning

## The Piquasso project COLL Quantum Information National Laboratory HUNGARY

Quantum Information

Why don't we put together a bosonic quantum simulator?



Zoltán Zimborás Wigner



Poór Boldizsár



Kareem El Safty



Kozsik tamás



Jóczik Szabolcs



Michał Oszmaniec

FITE

EÖTVÖS LORÁND UNIVERSITY



Tomasz Rybotycki



Kolarovszki Zoltán



Kaposi Ágoston



Supported by **ERICSSON** 



Permanent calculation Received a state of the state o Quantum Information complexity Further complexity improvements by Gray code ordering: 000 000 001 1 001 1  $\mathcal{O}(n^2 \cdot 2^n)$  complexity reduced to  $\mathcal{O}(n \cdot 2^n)$ 2 010 3 011 data recycling in expressions: 3 011 2 010  $\sum a_{ij} \qquad \sum_{j=1}^n \delta_j a_{ij}$ 4 100 110 6  $j \in S$ 5 7 111 101 in exchange of scalability reduction? 6 101 110 5 7 111 4 100Strawberry Fields nRyser's formula:  $\operatorname{Per}(A) = (-1)^n \sum (-1)^{|S|} \prod$  $a_{ij}$  $S \subseteq \{1,2,\ldots,n\}$  $i=1 \ i \in S$ Piquasso  $\operatorname{Per}(A) = \frac{\sum_{\delta} (\prod_{k=1}^{n} \delta_k) \prod_{i=1}^{n} \sum_{j=1}^{n} \delta_j a_{ij}}{2^{n-1}}$ EÖTVÖS LORÁND BB/FG's formula: UNIVERSITY



**Intel Xeon E5:** dual socet x 12 cores x 2 multithread = 48 threads **Xeon Phi 31S1P:** 3 PCI cards x 57 cores x 4 multithreads = 684 threads



total: 33.86 petaflops

limit: permanent of n=50 matrix in 1 hour

National Science Review, Volume 5, Issue 5, September 2018, Pages 715–720



FPGA based data-flow COND Quantum Information National Laboratory HUNGARY

FPGA: field-programmable gate array

programmable logic gates, memory units, arithmeic units, or other elements

> EÖTVÖS LORÁND UNIVERSITY



particularly useful for prototyping application-specific integrated circuits (ASICs) or processors.

Quantum Computing inspired ASICs? Coprocessors for real Quantum Hardware?

# FPGA based data-flow engines CIL Quantum Information National Laboratory HUNGARY

MAXELER Technologies Maximum Performance Computing

Data streams flowing through the FPGA chip automatized time and space constraints



### **FPGA hardware + data-flow programming model = DFE**



supported by Xilinx University Program



#### DFE implementation of permanent calculation $\operatorname{Per}(A) = \frac{\sum_{\delta} (\prod_{k=1}^{n} \delta_k) \prod_{i=1}^{n} \sum_{j=1}^{n} \delta_j a_{ij}}{2^{n-1}}$ $\delta_1 = 1$ and $\delta_i \in \{-1, 1\}$ for $2 \le i \le n$ **Logical elements** counter i=1...2<sup>n</sup> $\longrightarrow \delta$ **DSP** elements **On-chip memory** step 2: (multiplicate numbers) create counter for $\delta$ a<sub>21</sub> $a_{11} \delta_1$ a<sub>i1</sub> split it into bits: $\delta_i$ data a<sub>12</sub> $\delta_2$ $a_{22} \delta_2$ $\delta_2$ streams $\mathbf{a}_{i1}$ calculate $\sum_{j=1}^{n} \delta_j a_{ij}$ $a_{1i}$ $a_{2i}$ $\delta_{j}$ $\delta_i$ $\delta_{j}$ $a_{ii}$ $\sum_{j=1}^n \delta_j a_{2j}$ $\sum \delta_j a_{ij}$ $\sum_{j=1}^{n} \delta_j a_{1j}$ EÖTVÖS LORÁND **UNIVERSITY** FPGA chi



### DFE implementation of permanent calculation Quantum Information National Laboratory HUNGARY







Logic utilization: 3750968 / 5184000 (72.36%) LUTs: 1665146 / 1728000 (96.36%) Primary FFs: 2085822 / 3456000 (60.35%) DSP blocks: 4000 / 12288 (32.55%) Block memory (BRAM18): 3365 / 5376 (62.59%) Block memory (URAM): 12 / 1280 (0.94%)



# Numerical error of permanent calculation

Quantum Information National Laboratory HUNGARY

Junjie Wu, Yong Liu, Baida Zhang, Xianmin Jin, Yang Wang, Huiquan Wang, Xuejun Yang, National Science Review, Volume 5, Issue 5, September 2018





This research was supported by the Ministry of Innovation and Technology and the National Research, Development and Innovation Office within the Quantum Information National Laboratory of Hungary

**contact:** Peter Rakyta, peter.rakyta@ttk.elte.hu

